Abstract-In this paper, we propose a new testability metric for path delay faults. The metric is computed efficiently using a non-enumerative algorithm. It has been validated through extensive experiments and the results indicate a strong correlation between the proposed metric and the path delay fault testability of the circuit. We further apply this metric to derive a path delay fault test application scheme for scan-based BIST. The selection of the test scheme is guided by the proposed metric. The experimental results illustrate that the derived test application scheme can achieve a higher path delay fault coverage in scan-based BIST. Because of the effectiveness and efficient computation of this metric, it can be used to derive other design-for-testability techniques for path delay faults.
I. INTRODUCTION
A testability metric should reflect the testability attribute of the circuit and should be easy to derive. A reliable testability metric not only gives the early warning of the testability problems in the circuit but also provides guidance for Design for Testability (DfT). Reliable and efficient testability metrics [1] [2], along with mature ATPG and fault simulation techniques, allow a fast evolution of DfT for stuckat faults [3] [4] [5] [6] [7] . However, similar methodologies for path delay fault have not yet been established. The extremely large fault population (possibly exponential in number of gates [8] ) is one of several major obstacles of developing effective DfT techniques for path delay faults. Although efficient nonenumerative path delay fault simulators exist [9] [10], extending the fault-simulation-based DfT techniques from stuck-at faults to path delay faults is still an intractable problem because of the huge cost of repetitive fault simulation runs for a large number of path delay faults. Even if the fault population can be reduced by selecting only a subset of critical paths for testing, the number of paths selected can still be very large if the circuit is highly optimized for timing. As a result, using testability metrics to develop DfT techniques for path delay faults is a more viable approach if a reliable and computationallyefficient testability metric can be developed.
In this paper, we propose a new testability metric for path delay faults. We develop a non-enumerative algorithm to derive this metric. The computational complexity is linear to the number of gates in the circuit. We have conducted experiments to validate the reliability of this metric and the results show a strongly correlation between the proposed metric and the path delay fault testability of the circuit. In Section III, we present details of the metric and illustrate how to derive it in linear time. The evaluation of this testability metric will also be shown in Section III. In Section IV, we show one possible application of using this testability metric to develop a good DfT technique -a test application scheme for scan-based BIST to maximize the path delay fault coverage.
II. BACKGROUND A. Path counting algorithm
The fundamental algorithm behind all non-enumerative approaches for path delay fault simulation [9] [10] and test generation [11] is a linear time path counting algorithm [12] . First, we define a complete path (in short path) of a circuit as a path from a primary input or a flip-flop to a primary output or another flip-flop; a partial path is defined as a path from a primary input or a flip-flop to an internal signal or from an internal signal to a primary output or a flip-flop. Unless further specified, the term path means the complete path throughout the rest of this paper. The detail of the path counting algorithm is given in Algorithm 1. In this algorithm, each line s (fanout stem and fanout branches are treated as different lines) in the circuit is associated with a number, N´sµ. The value of N is initially set to 1 for each primary output, N's for the rest of signals in the circuit are assigned according to Steps 2(a) and 2(b) in Algorithm 1.
Algorithm 1 Path counting
1. N´sµ 1, for every primary output s 2. Traverse each line s in the circuit in a breath-first fashion from the primary outputs to the primary inputs: (a) If s is a fanout stem which has fanout branches The meaning of N´sµ for each line s derived in Algorithm 1 is the total number of partial paths starting from s to any of the primary outputs. In particular, if s is a primary input, then N´sµ is the number of paths starting from s. Therefore, the total number of paths in the circuit is the sum of N´sµ's for all primary inputs. Fig. 1 shows an example of using Algorithm 1 to count the total number of paths in the circuit. First, the N values of m and n is set to 1. The N values of the gate output is directly copied to the gate inputs (like k, l, etc.). For fanout stem j, N´jµ is the sum of N´kµ and N´lµ. The same rule applies to c. Finally, the total number of paths in this circuit is N´aµ · N´bµ · N´cµ · N´dµ · N´eµ which is 10. Fig. 1 . Finding the total number of paths B. A testability metric for stuck-at faults Under the stuck-at fault model, a metric which reflects the random pattern testability of the circuit has been proposed by Lisanke et al. [2] as follows.
where F is the fault set, F is the total number of faults in set F, and Pd i is the detection probability of fault i. The inverse of Pd i , 1 Pd i , gives the expected test length required for detecting fault i. From this viewpoint, this metric gives the average expected test length required for detecting a single fault in F. The detection probability, Pd i , of a stuck-at fault i can be approximated using Equation (2) or (3).
where C s and O s are 1-controllability and observability of signal s. C s and O s can be derived efficiently using COP [1] . With COP and Equations (2) and (3), U can be computed in linear time. Because of the efficient computation, this metric has been successfully used in many DfT techniques targeting on increasing the stuck-at fault coverage [3] [7] .
III. A TESTABILITY METRIC FOR PATH DELAY FAULTS
We extend the metric U in Equation (1) to path delay faults. The fault set F in Equation (1) now contains a set of path delay faults and Pd i becomes the detection probability of the path delay fault i. In the following, we first show how to find detection probability of a path delay fault. After that, we present a non-enumerative algorithm to compute U for path delay faults.
A. Detection probability of a path delay fault Detecting a path delay fault requires a two-pattern testthe first pattern initializes the circuit while the second pattern causes and propagates the desired transition. To describe the temporal correlation between two consecutive patterns, switching probability, P xy s , at each primary input s is needed, where x and y can be 0 or 1. Switching probability can also be derived using signal probability (P 1 s ) and transition probability (P t s ). Table I summarizes the definitions of these probability values and their corresponding symbols used in this paper.
The relationships between signal, transition, and switching 
As noted in [13] , there are constraints on the possible values of P 1 s and P t s as shown in Fig. 2(a) . The values of P 1 s and P t s are meaningful only in the shaded area. Given P 1 s and P t s of every primary input s, the switching probability of every signal can be computed using a COP-like method. Fig. 2(b) shows the formulae for computing the switching probabilities at the output of an n-input AND gate given the switching probabilities at the inputs. Similar equations can be derived for other gate types.
Constraints: Once the switching probabilities of every signal has been calculated, the detection probability of a path delay fault can be estimated using the product of (1) the probability of creating the desired transition at the input (activation), (2) the probability of sensitizing this transition to the output (sensitization) and (3) the observability of the output (observation). The sensitization criteria for different types of path delay faults (e.g. robust, non-robust, etc.) can be found in [8] . Fig. 3 shows an example. Here, we are interested in finding the detection probability of the path delay fault of path A E F G with a rising transition at A using the robust sensitization criterion. The probability of creating the desired transition is P 01
A ; the probabilities of sensitizing the transition robustly through G1, G2, and G3 are´P 01 B · P 11 B µ, P 00 C , and
D µ, respectively. Therefore, the detection probability is P 01
obs´Gµ is the COP observability of G.
B. Computing the testability metric
The huge number of paths makes it impractical to compute the detection probability of every path delay fault explicitly. We propose a non-enumerative method to compute U by extending Algorithm 1. We first assign each line s in the circuit two values: U r´s µ for rising transition and U f´s µ for falling transition. It will soon become clear that U r´s µ (U f´s µ) of an internal signal s is P s
), where i is a path delay fault for a partial path from s to any primary output (or flip-flop) when s has a rising (falling) transition, and PPd i is the detection probability of i. Therefore, U r´s µ P s 01 (U f´s µ P s 10 ) is the sum of the inverse of detection probabilities for all faults along the partial paths from s to any primary output (or flip-flop) when s has a rising (falling) transition. If s is a primary input, the path from s to a primary output (or flipflop) becomes a complete path instead of a partial path. Thus, the sum of U r´s µ P s 01 and U f´s µ P s 10 for every primary input s is the U value we want to derive. The U r´s µ and U f´s µ for every line in the circuit can be computed using Algorithm 2. In , for every primary output s 2. Traverse each line s in the circuit in a breath-first fashion from the primary outputs to the primary inputs: (a) If s is a fanout stem which has fanout branches Fig.4 shows an example of using Algorithm 2 to find U. In this example, we assume the robust sensitization criterion is used. Initially we set U r´j µ and U f´j µ to 1 obs´jµ (Step 1). To sensitize a rising transition from h to j, the second pattern at i needs to be 1 (i.e. the value of a pattern pair could be 
C. Metric validation
We have performed experiments on many benchmark circuits to show that the proposed testability metric is strongly correlated to the path delay fault testability of the circuit. For each circuit, we assigned the input signal probability P 1 from 0.1 to 0.9 with a step of 0.1. For each P 1 , we further varied the input transition probability P t from 0.05 to (2P 1 0 05) with a step of 0.05 (note that with a given P 1 , the valid range of P t is only in the shaded area of Fig. 2(a) ). Therefore, a total of 91 different combinations of the primary input signal and transition probability profiles were generated. Under one profile, we use the same P 1 and P t for all inputs. For each profile, we computed the metric, U, and generated 100K random vectors which match the corresponding profile for running the path delay fault simulation. The path delay fault simulation is performed on combinational portion of the circuit using an industrial tool, spdf, from Lucent Technologies [10] . Note that the proposed metric can also be used for the case of having different P 1 's and P t 's for different inputs. For each fault simulation run, we recorded the path delay fault coverages for all paths and for the 25% longest paths. We also recorded the line delay fault coverage [14] .
The distribution of the actual path delay fault coverage (all paths) vs. U for circuit s832 is shown in Fig. 5 . Similar distributions were found for all other cases. In the figure, the hori- zontal axis is the U value and the vertical axis is the fault coverage after simulating 100K vectors for all paths. A point in the figure corresponds to the result of one profile (out of totaled 91 profiles). Different symbols in the figure indicate the profiles of different P 1 's. The distribution shows a strong correlation of a decreasing fault coverage with an increasing U value. This result, in fact, matches the implication of U -a longer average expected test length (larger U) implies that the circuit is harder to test. This trend is even clear for points with the same P 1 but different P t (i.e. points of the same symbol). The correlation between the metric and the fault coverage can be further illustrated by calculating the correlation coefficient (ρ). Table II shows the absolute values of ρ's between the different types of fault coverage and the logarithm of U (Columns "All" for all paths, "Long" for the 25% longest paths, and "Line" for the line delay faults). The coefficients are negative for all cases. This means that the larger the U is, the smaller the fault coverage is. For most of the cases, ρ is close to 1. This indicates that the proposed metric U and the path (line) delay fault are strongly correlated. Furthermore, the robust path (line) delay fault coverage and U are even more strongly correlated (points of the same P 1 ). As shown in Table III , ρ is typically greater than 0.98. 
IV. APPLICATION -A PATH DELAY FAULT TEST APPLICATION SCHEME FOR SCAN-BASED BIST
According to how the test is applied, the scan-based BIST architectures can be classified as either test-per-clock BIST or test-per-scan BIST [15] . In test-per-clock BIST, a test vector is applied and its response is compressed every clock cycle. The examples of test-per-clock BIST are BILBO-based design [16] and circular BIST [17] . In test-per-scan BIST, a test vector is applied and its response is captured into the scan chains only after the test is scanned into the scan chains. That is, we first set the circuit to the scan mode for l clock cycles to scan in the vector, where l is the length of the longest scan chain. After that, we change the circuit to the normal functional mode for one clock cycle to capture the circuit responses. Finally, we shift out the captured responses, and meanwhile we shift in a new vector. STUMPS [18] is an example of test-per-scan BIST. The test-per-clock BIST typically has shorter test time but incurs higher area and performance overhead than testper-scan BIST. Here we focus on deriving a test application scheme which is an enhancement of the conventional test-perscan scheme but can achieve a better path delay fault coverage.
A. Path delay faults testing for scan-based BIST
In the conventional test-per-scan BIST, path delay faults can be tested using the clocking scheme shown in Fig. 6 . Here we use a MUX scan cell as an example. The scan operation depends on the value of the mode switch (MODE SW input of the MUX scan cell). The scan cell is performing the scan operation if MODE SW is 1, otherwise, it is performing the capture operation. To test path delay faults, the first and second vectors are applied at time T 0 and T 1 , respectively. The circuit response is then captured into the scan cell at T 2 .
It has been shown that applying different numbers (k) of capture cycles after each scan sequence (k captures per scan) can produce patterns with different signal probability profiles at the scan flip-flops [19] . Patterns which matches a specific signal probability profile can improve the detection for some stuck-at faults but deteriorate the detection for others comparing to the pseudo random patterns. In order to increase the overall circuit random testability, in [19] the entire test process is divided into multiple test sessions. In each test session, patterns with a specific signal probability profile are generated by applying a unique number of capture cycles after each scan sequence. This is similar to the multiple weight set weighted random testing. However, instead of using a special weighting logic, the circuit under test itself is used as the weighting logic to generate the weighted random patterns at the scan flip-flops and thus does not incur additional hardware. In summary, unlike the conventional test-per-scan BIST which always performs 1 capture per scan, they proposed a general test scheme which tests the circuit using multiple test sessions with k captures per scan in each test session, where k can be other than 1 and is different in different test sessions.
This generalized test application scheme can also help to catch delay faults. Because the circuit is running at-speed and exercising the functional paths during the capture cycles, the path delay faults are more likely to be activated. Meanwhile, applying multiple capture cycles increasing the chance of latching fault effects into the scan flip-flops. This is desirable especially when we also observe the responses at the primary outputs every clock cycle. In other words, the circuit response captured in a scan flip-flop can be observed not only at the output of the scan chain but also at the primary outputs (via functional logic). The clocking scheme for path delay faults testing by applying multiple capture cycles after each scan sequence is shown in Fig. 7 . The initial vector pair is applied at time T 0 and T 1 . After that, we capture the circuit responses k times (from T 2 to T k·1 ). The captured responses at T 2 to T k are also used as the test vectors for cycles of T 3 to T k·1 . The response captured at time T k·1 will eventually be scanned out and observed. As noted in [19] , applying multiple capture cycles can improve the detection for only a subset of faults. Thus, they found the best number of capture cycles for each fault explicitly by computing the fault detection probability and then identify the number of test sessions and the corresponding number of capture cycles used in each test session. However, finding the detection probability explicitly for each path delay fault is impractical. To overcome this problem, we divide all faults into several fault groups, and then compute U for each group separately. The U value for a group only reflects the testabilities of faults in that group. In this application, we assign all paths between each I/O pair as one group. The U values of all groups can be computed by applying Algorithm 2 m times with a modified Step 1, where m is the number of outputs. Each time, we only assign 1 obs to the U r and U f for one primary output s. For all other primary outputs, their U r and U f values are assigned 0. At the end of this run, we obtain the U values for all groups between any primary input and the primary output s. The overall complexity of computing U values for all groups is O´mNµ, where N is gate count. For k captures per scan, we use a procedure similar to that in [19] to compute the switching probabilities. The procedure can be illustrated in Fig. 8 , where PSI is the output of a scan flip-flop, and PSO is the input of a scan flip-flop. We first perform time frame expansion on the circuit (one time frame for each capture cycle). We then assign the appropriate switching probabilities at the primary inputs (PIs) and PSIs of the circuit in each time frame so that we can derive the switching probabilities of every signal in the circuit in different time frame using the formulae shown in Fig. 2(b) . Observabilities can be computed similarly by setting appropriate observabilities at the primary outputs (POs) and PSOs and then backward propagated toward the inputs. After computing the switching probabilities and observabilities, the U value of every fault group is calculated for each time frame. We assume no path delay faults can be detected during the scan cycle, therefore, to derive the test application scheme, we only consider U values in those k time frames which correspond to k capture cycles. We use the average of these k U's for each fault group i, U ave k i , to determine the best number (k) of capture cycles for this fault group. The best k for fault group i (or all faults in group i) is the one resulting in the smallest U Fig. 9 shows the flow of procedure to determine the test application scheme. The procedure first find all fault groups and the total number of path delay faults (F). The number of capture cycles, k, is initially set to 0. At each iteration, k is first incremented and then the U ave k i for every fault group is computed and is used to determine the best k so far for each fault group. We then record the number of faults which change their best k values, i.e. n in Fig. 9 . If the n is larger than C th % of the total number of faults, F, the iteration continues. Otherwise, the iteration stops, and we select a set of k's which cover F th % of F.
C. Experimental Results
We conducted experiments to demonstrate the effectiveness of using the metric U to guide the selection of the test application scheme. In the experiments, the P 1 and P t for all inputs (primary inputs and inputs of scan chains) were set to Fig. 9 . Flow of test scheme selection 0.5. We first identified the test scheme and then fault simulated the scanned circuits (using both single test session with one capture cycle per scan and multiple test sessions with multiple capture cycles per scan) for one million clock cycles. The numbers under Column "k" show the test application scheme determined using the flow in Fig. 9 . For instance, for circuit s953, the proposed procedure found that we should use 3 test sessions to test the circuit and in each test session, we should use 1, 2, or 3 capture cycles after each scan sequence, respectively. The operation of capturing the responses multiple times after each scan sequence can be achieved with a minor modification of the BIST controller. Note that using the multiple test sessions scheme incurs a slightly bigger BIST controller. However, the size of the BIST controller does not depend on the circuit size and the number of flip-flops in the circuit. Furthermore, the BIST controller typically occupies a small fraction of the total area. Therefore, using the multiple test sessions scheme practically incurs no extra overhead for large designs. Table IV shows the fault simulation results. The path delay fault coverages for all paths (Columns "All") and the 25% longest paths (Columns "Long"), and the line delay fault coverage (Columns "Line") are presented. The fault coverages are lower than the pure random cases as shown in Fig 5 . This is because only a limited number of two-pattern tests can be applied in the scan environment. Moreover, the observability of the scan flip-flop is also limited. The last column ("CPU") is the CPU time (measured on Sparc 20) used to determine the multiple test sessions test application scheme. Table IV illustrates that using the multiple test sessions scheme can achieve higher path (line) delay fault coverages. These results clearly show that the use of the new metric successfully guides the selection of test application scheme to increase the path (line) delay fault coverage. 
V. CONCLUSION
In this paper, we propose a new testability metric for path delay faults. The proposed metric can be computed efficiently using a non-enumerative algorithm. The metric has been validated through extensive experiments. The results show a strong correlation between the metric and the path delay fault testability. We also propose a test application scheme for scanbased BIST to maximize path delay fault coverage. The test scheme selection is guided by the proposed metric. The experimental results indicate that the selected test scheme can achieve higher path delay fault coverages without adding extra hardware to the circuit under test. Other possible applications (such as designing test pattern generators, etc.) of the proposed metric are currently under investigations.
